
1
LTC1748
1748fa
14-Bit, 80Msps Low Noise ADC
s
Sample Rate: 80Msps
s
76.3dB SNR and 90dB SFDR (3.2V Range)
s
72.6dB SNR and 90dB SFDR (2V Range)
s
No Missing Codes
s
Single 5V Supply
s
Power Dissipation: 1.4W
s
Selectable Input Ranges:
±1V or ±1.6V
s
240MHz Full Power Bandwidth S/H
s
Pin Compatible Family
25Msps: LTC1746 (14-Bit), LTC1745 (12-Bit)
50Msps: LTC1744 (14-Bit), LTC1743 (12-Bit)
65Msps: LTC1742 (14-Bit), LTC1741 (12-Bit)
80Msps: LTC1748 (14-Bit), LTC1747 (12-Bit)
s
48-Pin TSSOP Package
s
Telecommunications
s
Receivers
s
Cellular Base Stations
s
Spectrum Analysis
s
Imaging Systems
, LTC and LT are registered trademarks of Linear Technology Corporation.
The LTC
1748 is an 80Msps, sampling 14-bit A/D con-
verter designed for digitizing high frequency, wide dy-
namic range signals. Pin selectable input ranges of
±1V
and
±1.6V along with a resistor programmable mode
allow the LTC1748’s input range to be optimized for a wide
variety of applications.
The LTC1748 is perfect for demanding communications
applications with AC performance that includes 76.3dB
SNR and 90dB spurious free dynamic range. Ultralow jitter
of 0.15psRMS allows undersampling of IF frequencies with
excellent noise performance. DC specs include
±3LSBINL
and no missing codes.
The digital interface is compatible with 5V, 3V, 2V and
LVDS logic systems. The ENC and ENC inputs may be
driven differentially from PECL, GTL and other low swing
logic families or from single-ended TTL or CMOS. The low
noise, high gain ENC and ENC inputs may also be driven
by a sinusoidal signal without degrading performance. A
separate output power supply can be operated from 0.5V
to 5V, making it easy to connect directly to any low voltage
DSPs or FIFOs.
The TSSOP package with a flow-through pinout simplifies
the board layout.
80Msps, 14-Bit ADC with a 2V Differential Input Range
14-BIT
PIPELINED ADC
14
S/H
AMP
±1V
DIFFERENTIAL
ANALOG INPUT
AIN
+
AIN
–
SENSE
VCM
4.7
F
DIFF AMP
REFLA
REFHB
GND
1748 BD
ENC
4.7
F
1
F1F
0.1
F
0.1
F
REFHA
REFLB
BUFFER
RANGE
SELECT
2.35VREF
CORRECTION
LOGIC AND
SHIFT
REGISTER
OUTPUT
LATCHES
CONTROL LOGIC
OVDD
VDD
OGND
0.5V
TO 5V
5V
0.1
F
1
F
1
F
1
F
D13
D0
CLKOUT
OF
ENC
DIFFERENTIAL
ENCODE INPUT
OE
MSBINV
0.1
F
DESCRIPTIO
U
FEATURES
APPLICATIO S
U
BLOCK DIAGRA
W